客服热线:18202992950

High-K Metal Gate CMOS 发明申请

2023-09-17 2110 956K 0

专利信息

申请日期 2025-07-21 申请号 US12426457
公开(公告)号 US20100264495A1 公开(公告)日 2010-10-21
公开国别 US 申请人省市代码 全国
申请人 Renee T Mo; Huiming Bu; Michael P Chudzik; William K Henson; Mukesh V Khare; Vijay Narayanan
简介 A method of forming a semiconductor device is provided that includes forming a Ge-containing layer atop a p-type device regions of the substrate. Thereafter, a first dielectric layer is formed in a second portion of a substrate, and a second dielectric layer is formed overlying the first dielectric layer in the second portion of the substrate and overlying a first portion of the substrate. Gate structures may then formed atop the p-type device regions and n-type device regions of the substrate, in which the gate structures to the n-type device regions include a rare earth metal.


您还没有登录,请登录后查看下载地址


反对 0举报 0 收藏 0 打赏 0评论 0
下载排行
网站首页  |  关于我们  |  联系方式  |  使用协议  |  版权隐私  |  网站地图  |  排名推广  |  广告服务  |  积分换礼  |  网站留言  |  RSS订阅  |  违规举报  |  京ICP备2021025988号-4